



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/775,440	02/10/2004	Jeffrey P. Gambino	FIS920020146US2 (15928A)	9422
23389	7590	09/27/2006	EXAMINER	
SCULLY SCOTT MURPHY & PRESSER, PC 400 GARDEN CITY PLAZA SUITE 300 GARDEN CITY, NY 11530			PHAM, HOAI V	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 09/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/775,440

Applicant(s)

GAMBINO ET AL.

Examiner

Hoai v. Pham

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 07/13/2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 16-18, 20 and 21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 16-18, 20 and 21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. **Claim 16 is rejected under 35 U.S.C. 102(b) as being anticipated by Pan [U.S. Pat. 5,599,726] previously applied.**

Pan (fig. 3, cols. 4-6) discloses a MOSFET device comprising a silicon substrate (10) having a shallow trench isolation (12a, 12b) and source and drain regions (24a, 24b) located therein, a gate dielectric (14) and a gate stack (16) located on the silicon substrate (10) between the source and drain regions, and a fluorine doped low K dielectric oxide gate spacers (18) located on sidewalls of the gate stack (16), the fluorine doped low K dielectric oxide gate spacers (18) having a fluorine content of about  $1\text{E}14$  to  $1\text{E}16\text{ cm}^{-2}$ , wherein the source and drain regions are free of fluorine (see col. 6, lines 38-41).

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

**5. Claims 17-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pan [U.S. Pat. 5,599,726] previously applied.**

Aminpur does not explicitly disclose the dielectric constant value as claimed by Applicant. However, the dielectric constant value range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

**6. Claims 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horstman et al. [U.S. Pat. 6,555,829] previously applied, in view of Pan [U.S. Pat. 5,599,726] previously applied.**

With respect to claim 16, Horstman et al. (fig. 2a, cols. 4-6) discloses a MOSFET device comprising a silicon substrate (201) having a shallow trench isolation (202) and source and drain regions (206) located therein, a gate dielectric (203) and a gate stack (204) located on the silicon substrate (201) between the source and drain regions, and a fluorine doped low K dielectric oxide gate spacers (207) located on sidewalls of the gate stack (204), wherein the source and drain regions are free of fluorine.

Horstman et al. does not explicitly disclose the fluorine doped low K dielectric oxide gate spacers having a fluorine content of about  $1\text{E}14$  to  $1\text{E}16\text{ cm}^{-2}$ . However, Pan discloses the fluorine doped low K dielectric oxide gate spacers (18) having a fluorine content of about  $1\text{E}14$  to  $1\text{E}16\text{ cm}^{-2}$  (see col. 6, lines 38-41). Moreover, the fluorine range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990). Therefore, it

Art Unit: 2814

would have been obvious to one having ordinary skill in the art to dope the fluorine with content of about  $1\text{E}14$  to  $1\text{E}16\text{ cm}^{-2}$  in the oxide gate spacers as taught by Pan into the process of Horstman et al. because the doping of fluorine would reduce parasitic capacitances to the MOSFET (see col. 6, lines 28-33).

With respect to claims 17-18, Horstman et al. discloses that the fluorine doped low K dielectric oxide gate spacer (207) having a dielectric constant value in the range of 2.6 to 3.5 (see col. 5, lines 14-15). Horstman et al. does not explicitly disclose the dielectric constant value as claimed by Applicant. However, the dielectric constant value range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

**7. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horstman et al. [U.S. Pat. 6,555,829] previously applied, in view of Pan [U.S. Pat.**

Art Unit: 2814

**5,599,726] previously applied, as applied to claim 16 above, and further in view of Kasai [U.S. Pat. 5,973,371] previously applied.**

Horstman et al. does not disclose a silicon nitride oxide layer located on at least the gate stack. However, Kasai discloses a silicon nitride oxide layer (26) formed over the MOSFET device (see col. 6, lines 56-61). Therefore, it would have been obvious to one having ordinary skill in the art to form silicon nitride oxide layer over the MOSFET device as taught by Kasai into the device of Horstman et al. in order to protect the gate stack since silicon nitride oxide layer is good insulating characteristics.

**8. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kasai [U.S. Pat. 5,973,371] previously applied, in view of Wasshuber [US 2003/0038305] newly cited.**

Kasai (fig. 7, cols. 6, 8, and 11-12) discloses a MOSFET device comprising a silicon substrate having shallow trench isolation STI (22) located therein, a gate dielectric (24) and a gate stack (25) located on said silicon substrate, a fluorine doped low K dielectric oxide gate spacer (27) (see col. 6, lines 62-67) located on sidewalls of said gate stack, and a silicon nitride oxide layer (26) (see col. 6, lines 56-61) overlaying said gate stack (25). Kasai does not disclose the silicon nitride oxide layer (26) overlaying remaining surfaces of the silicon substrate. However, Wasshuber discloses the silicon nitride oxide layer (33) overlaying remaining surfaces of the silicon substrate (11) (see fig. 1 and col. 3, pp [0029]). Therefore, it would have been obvious to one having ordinary skill in the art to include the silicon nitride oxide layer overlaying

remaining surfaces of the silicon substrate as taught by Wasshuber into the device of Kasai in order to support for contacts to be subsequently added.

**9. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wasshuber [US 2003/0038305] newly cited, in view of Kasai [U.S. Pat. 5,973,371] previously applied.**

Wasshuber (fig. 1, cols. 2-3) discloses a MOSFET device comprising a silicon substrate (11), a gate dielectric (12) and a gate stack (14) located on said silicon substrate, a fluorine doped low K dielectric oxide gate spacer (20, 22) located on sidewalls of said gate stack, and a silicon nitride oxide layer (33) (see col. 3, pp[0029]) overlaying said gate stack (14) and remaining surfaces of the silicon substrate.

Wasshuber does not mention the silicon substrate having shallow trench isolation located therein. However, Kasai discloses the silicon substrate (21) having shallow trench isolation (22) located therein (see fig. 7 and col. 11, lines 45-60). Therefore, it would have been obvious to one having ordinary skill in the art to include the shallow trench isolation as taught by Kasai into the device of Wasshuber in order to define and protect an active region of the MOSFET device.

### ***Response to Arguments***

10. Applicant's arguments with respect to claim 21 have been considered but are moot in view of the new ground(s) of rejection.



11. Applicant's arguments filed 7/13/2006 have been fully considered but they are not persuasive.

Applicant argues that the Pan reference fails to disclose a MOSFET device having source and drain regions essentially free of fluorines as positively recited by the amended. Specifically, the Pan reference discloses a fluorine-doped oxide spacer 18 having a fluorine content of from about  $1\text{E}14$  to about  $1\text{E}16$  per square centimeter (see Pan, column 6, lines 39-41). The fluorine-doped oxide spacer 18 is formed by a blanket fluorine implantation step (see Pan, Figure 2, and column 6, lines 27-30), during which the source and drain regions 24a and 24b in the substrate 10 are not protected from fluorine implantation. Inevitably, a significant amount of fluorine ions are implanted into the source and drain regions 24a and 24b in the substrate 10.

Applicant's arguments are not persuasive because Applicant cannot argue the process of Pan reference into the product claim. *In re Thorpe*, 227 USPQ 964 (Fed. Cir. 1985). A "product by process" limitation is directed to the product per se, no matter how actually made, *in re Hirao*, 190 USPQ 15 and 17 (footnote 3). See also *In re Brown*, 173 USPQ 685; *In re Luck*, 177 USPQ 523; *In re Fessmann*, 180 USPQ 324; *In re Avery*, 186 USPQ 161; *In re Wertheim*, 191 USPQ 90; and *In re Marosi et al.*, 218 USPQ 289; all of which made clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Moreover, Pan discloses the fluorine concentration formed within the oxide layer not in the source and

drain regions (see col. 6, lines 38-50). Note further that the Applicant technical arguments of counsel do not amount to factual evidence and are not determinative of patentability. See *In re Budnick*, 537 F.2d at 538, 190 USPQ at 424; *In re Schulze*, 346 F.2d 600, 145 USPQ 716 (CCPA 1965); and *In re Cole*, 326 F.2d 769, 140 USPQ 230 (CCPA 1964). It is a burden on Applicant to provide convincing evidence to prove that the subject matter shown to be in the prior art does not possess the characteristics as relied on. See MPEP 716.01 (c). Furthermore, even if some of amount of fluorine ions implanted into the source and drain regions of Pan reference, the rejection still meets and anticipated because "essentially free" does not mean there is absolutely no fluorine ions in the source and drain regions.

### ***Conclusion***

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

13. A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of


Art Unit: 2814

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoai v. Pham whose telephone number is 571-272-1715. The examiner can normally be reached on M-F.

15. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

16. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



HOAI PHAM  
PRIMARY EXAMINER